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Abstract — The paper deals with the design and realization of a 
secure  multicarrier  modem  on  FPGA.  The  crypto-modem 
principle  is  adopted.  An  encryption  block  is  integrated  in  the 
modem  transmitter and a decryption block is integrated in the 
modem  receiver.    Different  Encryption/Decryption  IPs 
(Intellectual  Properties)  implementing  DES  (Data  Encryption 
Standard), 3DES (Triple DES) and AES (Advanced Encryption 
Standard) algorithms are developed and/or adapted in order to 
estimate the feasibility as well as the time and area efficiency of the 
crypto-modem.  The  design  language  used  is  VHDL  and  the 
crypto-modem  system  is  validated  in  ISE    environment,  using 
Xilinx  development  board  with  XC4VSX35  circuit  from 
VIRTEX-4 family.
Index Terms— Secure multicarrier modem, DES, 3DES, AES 
crypto-processing cores, FPGA realization
I. INTRODUCTION 
Modem-based  attacks  are  occurring  with  increasing 
frequency due to the Internet Protocol-based security  [6], that 
most  organizations  have  applied  to  their  Internet  Protocol 
networks. In [23]  it's stated that dialup Internet access from 
desktop systems using modems is in fact the second biggest 
security risk in corporations, after the internal threat posed by 
employees.  Security  needs  of  geographically  or  globally 
distributed  enterprises  are  not  guaranteed  by  traditional 
methods.  Crypto-modems  are  the  best  solution  for  modem 
security, but it has the highest cost in terms of time latency and 
surface area on FPGA [11, 19-22]. Secure encrypting modems 
work between pairs (or groups) of similarly configured modems 
which not only restrict access to authorized connections, but 
they  encrypt  all  data  transmission  to  safeguard  against 
eavesdropping on phone lines.
There  are  some  realizations  of  secure  modems  as 
crypto-modems for mobile data security, described in [25]. The 
Palladium Secure Modem [12] is a credit-card size modem that 
uses  the  Skipjack  algorithm  to  combine  V.34  data 
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communications with encryption and decryption. The Secure 
Telephone Unit Third Generation (STU - III) uses a Secure 
Access Control System (SACS) [18]. The Secure Terminal STE 
cryptographic engine is on a removable PC Memory Card [18]. 
More about different crypto-core algorithms and applications 
can be found in [5].
Our research  concerns the security of a multicarrier filter 
bank based modem which main core is described in details in 
[14].  In  [15]  some commercial  IP  crypto-cores  from Xilinx 
Corp. (X_DES from [2], X_3DES from [3] and XF_DES from 
[4])  were  integrated  in  the  secure  modem  design  and  their 
performance was estimated.  Those cores are not suitable for 
design optimization and we continued the research in order to 
develop  a  flexible  IP  crypto-core  library  by  studying  and 
adapting  some  open  crypto-core  solutions  [1,13,24]  and  by 
developing  proprietary  IP  blocks  for  DES,  3DES  and  AES 
[8-10]  encryption  standard  implementations.    The  paper 
presents  the  results  from  this  study.  First  we  present  the 
specification  of  the  secure  multicarrier  modem,  then  we 
consider the integration of different crypto-processing IP blocks 
in the multicarrier modem and finally we present results for 
efficiency  estimations  in  time  and  surface  area  for  the 
FPGA-based  secure modem realizations integrating different 
crypto-cores.
II. SPECIFICATION OF THE SECURE MULTICARRIER MODEM
The IP blocks from the filter bank based multicarrier modem 
core are developed in VHDL, validated on FPGA and stored in 
a  Data  Base  with  IP  blocks  for  modem  design  – OQAM 
modulation  in  transmitter,  Synthesis  Filter  Bank  which 
integrates  an  IFFT  and  a  Polyphase  Network,  Interpolator, 
Decimator,  Analysis Filter Bank which integrates Polyphase 
Network  and  FFT,  Equalizer  with  channel  coefficient 
estimation, OQAM demodulation in receiver. The Low Density 
Parity Check (LDPC) Encoder and Decoder blocks [26] are 
available in proprietary VHDL realizations.   
The  security  of  the  modem  follows  the  crypto-modem 
principle  and  it  is  realized  through  the  integration  of  an 
encrypting block in the transmitter and a decrypting block in the 
receiver.  Encryption and decryption in secure modem couples  
(or groups) are realized through key exchange. Three types of 
encryption and decryption blocks are adapted, developed and 
studied – DES, 3DES and AES IPs. The type of the encryption 
algorithm  determines  the  key  length  and  the 
encrypted/decrypted data organization. . It determines also the 
time  latency and the  surface area  on the  FPGA  added by the
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Fig.  1  presents  the  specification  of  a  filter  bank  based 
multicarrier modem core with data encryption and decryption.
III. INTEGRATION  OF   CRYPTOPROCESSING   INTELLECTUAL 
PROPERTY BLOCKS IN  THE MULTICARRIER MODEM
We experienced the secure multicarrier modem design by 
integrating three types of crypto-cores: DES, 3DES and AES 
Figure 1. Multicarrier modem with data encryption and decryption. 
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 DES crypto-core – The principle of DES algorithm [7, 16] 
consists  in  an  initial  permutation,  followed  by  16  rounds 
(iterations)  and  a  final  permutation  at  the  end.  The  DES 
crypto-core we adapted is from [13]. It uses a 64-bit key and it 
treats a 64-bit data block. The encryption and the decryption 
follow the same algorithm, only the key processing steps are
inverted.  The choice of encryption or decryption mode is 
done through the signal E_D which is “1” for encryption and 
“0” for decryption. The DES crypto-core IP treats a 64-bit 
data block in 16 clock cycles.
 3DES crypto-core – The 3DES crypto-core is developed on 
the base of the DES crypto-core. In our case, it supports two 
independent 64-bit keys. A triple DES encryption operation 
with 2 independent keys consists of the transformation of a 
64-bit data block I into a 64-bit data block O, defined as 
follows:
O = EK1(DK2(EK1(I))), 
where  EK(I)  and  DK(I)  represent  the  DES  encryption  and 
decryption of I, using DES key Kn (where n=1,2).
A triple DES decryption operation with 2 independent keys 
consists in the transformation of a 64-bit data block I into a 
64-bit data block O, defined as follows:
O = DK1(EK2(DK1(I))) 
Compared to the DES algorithm, the triple DES algorithm 
provides  a  much  higher  level  of  security.  The  3DES 
crypto-core IP treats a 64-bit data block into 48 clock cycles.
 AES crypto-core – It implements the Advanced Encrypting 
Standard  [10,  17],  based  on  the  cryptographic  algorithm, 
created by Rijndael [8, 9]. In the presented secure modem 
application  the  plain  text  data  are  encrypted/decrypted  in 
blocks of 128 bits, using 128-bit key size.
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Figure 2. Integration of DES and 3DES crypto-cores in the secure multicarrier modem
Figure 3. Integration of AES crypto-core in the secure multicarrier modem
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which is iterated  multiple times (rounds) starting from the 
incoming  plain  text  data  block.  There  is  an  initial 
pre-processing round  at the start of every encryption. The 
number of rounds required depends on the selected key size –
in our case with 128-bit key size 10 rounds are necessary, or 
together with the initial pre-processing round 11 rounds in 
total.  Each  round  requires  an  unique  128-bit  round  key 
schedule. The necessary schedules are generated by means of 
a key expansion algorithm using the supplied initial 128-bit 
key. Eleven key schedules are necessary for this key size. 
They can be generated in real time, when they are required by 
the  encryption  algorithm.  They  might  also  be  generated 
off-line and they might  be stored in an internal RAM. We 
realized the last possibility in this application by means of 
AES cores, which cover both encryption/decryption functions 
and key expansion for 128-bit key size. The cores implement 
all the building blocks of AES algorithm individually and they 
are easily integrated in the created VHDL code. The AES 
crypto-core IP treats a 128 bits data block into 11 clock cycles.  
In AES decryption algorithm the basic transformations used in 
AES encryption algorithm are inverted. The sequence of these 
transformations differs in the straightforward AES decryption 
algorithm, from that one of the AES encryption algorithm. 
However,  by  means  of  a  change  in  the  key  schedule  an 
equivalent AES decryption algorithm, having the same order 
of transformations as the encryption algorithm, is obtained. 
This decryption algorithm has a more efficient structure than 
that one of the straightforward AES decryption algorithm. In 
our  application  we  implemented  the  equivalent  AES 
decryption  algorithm.  The  selection  of  encryption  or 
decryption mode is done through the signal E_D, which is “1” 
for encryption and “0” for decryption.
Fig. 2 presents the data organization in a secure multicarrier 
modem integrating DES or 3DES crypto-cores. Fig. 3 presents 
the   data    organization   in   a   secure    multicarrier    modem
integrating an AES crypto-core. The data frame that is treated in 
the multicarrier modem core has 256 data and they are coded on 
16  bits  in  two’s  compliment.  240  sub-channels  over  256 
available  sub-channels  in  the  modem  are  used  for  data 
transmission  and  4bits  are  transmitted  by  sub-channel.  It 
determines  the  data  organization  in  the  three  cases  of 
crypto-processing  cores  integration.  A frame with 240x4-bit 
encrypted data is formed at the entry of the multicarrier modem 
transmitter and at the output of the multicarrier modem receiver.
IV. EFFICIENCY ESTIMATION OF SECURE MODEM SOLUTIONS
The  secure  multicarrier  modem  realizations  using  three 
different types of crypto-cores are designed in VHDL language 
and they are simulated in ISE 8.2 environment. Then they are 
realized on Xilinx development board with XC4VSX35 circuit 
from the VIRTEX-4 family from [27]. The clock frequency of 
the FPGA used is 500 MHz.
Detailed estimations of time and surface area parameters of 
the  multicarrier  modem  core  IP  blocks,  like  OQAM 
modulation/demodulation,  blocks,  FFT/IFFT,  polyphase 
network, equalizer, can be found in [14]. The three types of 
crypto-cores integrated to the multicarrier modem for ensuring 
its security formed three different secure modem architectures 
and  implementations.  All  three  crypto-cores  treat  serially  a 
number of data blocks in order to form the 240x4bits data frame 
at the entry of the transmitter or in order to treat the 240x4bits 
data frame at the output of the multicarrier modem receiver. A 
serial crypto-processing of data blocks is adopted in order to 
improve  surface  area  efficiency.    The  architectures  and  the 
implementations were estimated in order to find the time latency 
and  the  surface  area  on  the  FPGA,  added  by  each  one 
crypto-core.  Table I presents the estimation of time efficiency 
in clock  cycles  for  the  three  crypto-cores. In the  case  of  AES
      Table I. Estimation of time efficiency in clock cycles for the three crypto-cores
Crypto-
cores
Number  of 
bits  per 
block
Clock  cycles  per 
encrypted data block
Number of encrypted data blocks 
per frame with 240x4-bit data
Number of clock cycles per  
frame with 240x4-bit data
DES 64 bits 16 15 240
3DES 64 bits 48 15 720
AES 128 bits 11 8 89
                    Table II. Time and frequency parameters of the secure modem core
IP block Time per frame
OQAM modulation in transmitter/
OQAM demodulation in receiver
10ns
IFFT/FFT 18s SFB/
AFB Polyphase network 15s
Equalizer 3.6s
Multicarrier modem core 36.61s
Frequency per frame 27.31kHz per frame
DES 3DES AES Crypto-processing core
480ns 1.44s 178ns
Frequency per frame 256x16bits 26.96 kHz 26.28 kHz 27.18 kHz
Frequency per data 16 bits 6.9 MHz 6.73 MHz 6.96 MHz
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encryption/decryption processing.
Table II presents results related to time efficiency of the three 
architectures of the secure modem with DES, 3DES and AES 
crypto-cores. The frequency per 256-bits data frame and the 
frequency for 16-bits data of the secure modem are estimated 
and they are compared to the non secure modem core frequency. 
The  AES  crypto-core  insures  the  best  time  efficiency 
parameters. Table III presents data for the surface area added to 
the  multicarrier  modem  core  by the  three  different types of 
crypto-cores – DES, 3DES and AES. The estimation is made for 
a XC4VSX35 circuit from the Xilinx VIRTEX-4 family
Table  III.  Surface  area  of  the  modem  crypto-cores  on 
XC4VSX35 circuit
Crypto-
processing 
IP
GCLK LUT
Number of 
Slices 
Flip-Flops
Number of
Slices
DES 1% 4% 1% 4%
3DES 1% 5% 1% 5%
AES  1% 4% 1% 10%
V. CONCLUSION
The  paper  presents  results  from  a  research  on  secure 
multicarrier  modem  solutions.  The  IP  core  library  for  the 
multicarrier  modem  core  is  completed  with  three  types  of 
crypto-processing cores – DES, 3DES and AES, which permit 
flexible design of secure multicarrier modems on FPGA. The 
estimations  of  time  latency  and  surface  area  efficiency 
demonstrate  that  the  deteriorations  of  multicarrier  modem 
performance due to the studied crypto-cores is negligible. All 
three solutions are  feasible on FPGA. The best one in time 
efficiency  is  the  AES  crypto-core  solution  and  it  allows 
increased data throughput.
This experience can be used later for the design of other 
secure  modems  with  different  parameters  for  example 
according  to  the  802.11    wireless  communication  standard  
(WiFi).
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